CLAIMS

What is claimed is:

1. A carry/majority circuit, comprising:

a plurality of differential transistor pairs coupled in parallel with each pair coupled on a first output end of said differential transistor pairs forming a respective leg and a second output end of said differential transistor pairs forming a pair of output nodes, wherein said differential transistor pairs have a single parallel gated level;

a pair of resistors coupled in parallel with a first end coupled to said differential transistor pairs at said respective output nodes; and

wherein current is steered through said leg of said differential transistor pairs having a higher input voltage.

2. The carry circuit according to claim 1, wherein a second end of said resistors are coupled to a ground and each said leg is coupled to a negative voltage supply.

3. The carry circuit according to claim 1, wherein a second end of said resistors are coupled to a positive voltage supply and each said leg is coupled to a ground.

4. The carry circuit according to claim 1, wherein each transistor of said differential transistor pairs is selected from the group consisting of: bipolar transistors, field effect transistors, metal oxide semiconductor field effect transistors, and insulated gate bipolar transistors.

5. The carry circuit according to claim 1, wherein said pair of resistors are matched.

3 6. The carry circuit according to claim 1, wherein a full 1 differential between said output nodes occurs when all 2 inputs or no inputs of said differential transistor pairs are a 3 logic high. 4 5 The carry circuit according to claim 1, further comprising a 7. 1 buffer circuit coupled to said output nodes to provide a full 2 differential between said output nodes regardless of inputs 3 to said differential transistor pairs. 4 5 8. The carry circuit according to claim 7, wherein said buffer 1 circuit is coupled to a clock. 2 3 The carry circuit according to claim 1, wherein a voltage 9. 1 level of said output nodes is calculated as the sum of said 2 current multiplied by a resistance value of said resistor. 3 4 An accumulator architecture, comprising: 10. 1 a carry section wherein said carry section operates as a 2 single-level parallel-gated logic; 3 a latch section coupled to said carry section; and 4 at least one clock coupled to latch section. 5 6 The accumulator according to claim 10, wherein said carry 11. 1 section comprises a plurality of differential transistor pairs 2 coupled in parallel. 3 4 The accumulator according to claim 10, wherein said carry 12. 1 section comprises a plurality of single ended input 2

transistors coupled in parallel.

19

3

4	
1	13. The accumulator according to claim 10, wherein said
2	accumulator architecture is two gated levels.
3	
1	14. The accumulator according to claim 10, further comprising
2	a buffer circuit coupled to said pair of output nodes.
3	
1	15. The accumulator according to claim 10, wherein said
2	accumulator operates at a rate of at least 30GHz.
3	
1	16. The accumulator according to claim 10, wherein said
2	accumulator is fabricated by an indium phosphide (InP)
3	heterojunction bipolar transistor (HBT) process.
4	
1	17. A direct digital synthesizer, comprising:
2	a digital signal processor which generates a set of
3	instructions;
4	an adder-accumulator that processes stored waveform data
5	with said instructions and generates phase data, wherein said
6	adder-accumulator includes a carry circuit having a single level
7	parallel gated design with an integrated latch circuit;
8	a clock coupled to said adder-accumulator and said digital
9	signal processor;
10	A phase to amplitude converter that processes said phase
11	data that produces digitized waveform; and
12	a digital to analog converter that takes said digitized
13	waveform and produces an analog synthesized output.

1	18.	The synthesizer according to claim 17, further comprising a
2		filter coupled to said digital to analog converter and an
3		amplifier coupled to said filter.
4		
1	19.	The synthesizer according to claim 17, wherein said adder-
2		accumulator further comprises a sum circuit with three
3		series gated levels.
4		
1	20.	The synthesizer according to claim 17, wherein said carry
2		circuit comprises a plurality of differential transistor pairs.
3		